PRELIMINARY

# Frequency Generator for Integrated Core Logic with $133-\mathrm{MHz}$ FSB 

## Features

- Maximized EMI suppression using Cypress's Spread Spectrum technology
- Low jitter and tightly controlled clock skew
- Highly integrated device providing clocks required for CPU, core logic, and SDRAM
- Two copies of CPU clock
- Thirteen copies of SDRAM clock
- Eight copies of PCl clock
- One copy of synchronous APIC clock
- Three copies of $66-\mathrm{MHz}$ outputs
- Two copies of $48-\mathrm{MHz}$ outputs
- One copy of selectable 24 - or $48-\mathrm{MHz}$ clock
- One copy of double strength $14.31818-\mathrm{MHz}$ reference clock
- Power-down control
- $I^{2} C^{\text {TM }}$ interface for turning off unused clocks


## Key Specifications

CPU, SDRAM Outputs Cycle-to-Cycle Jitter: ............. 250 ps
APIC, $48-\mathrm{MHz}, 3 \mathrm{~V} 66$, PCI Outputs
Cycle-to-Cycle Jitter: 500 ps
CPU, 3V66 Output Skew:............................................ 175 ps
SDRAM, APIC, 48-MHz Output Skew:........................ 250 ps
PCI Output Skew: ....................................................... 500 ps
CPU to SDRAM Skew (@ 133 MHz ) ....................... $\pm 0.5 \mathrm{~ns}$
CPU to SDRAM Skew (@ 100 MHz ) ................. 4.5 to 5.5 ns
CPU to 3V66 Skew (@ 66 MHz )........................ 7.0 to 8.0 ns
3V66 to PCI Skew (3V66 lead) .......................... 1.5 to 3.5 ns
PCI to APIC Skew ..................................................... $\pm 0.5$ ns


Table 1. Frequency Selections

| FS4 | FS3 | FS2 | FS1 | FS0 | CPU | SDRAM | 3V66 | PCI | APIC | SS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 75.3 | 113.0 | 75.3 | 37.6 | 18.8 | OFF |
| 0 | 0 | 0 | 0 | 1 | 95.0 | 95.0 | 63.3 | 31.6 | 15.8 | -0.6\% |
| 0 | 0 | 0 | 1 | 0 | 129.0 | 129.0 | 86.0 | 43.0 | 21.5 | OFF |
| 0 | 0 | 0 | 1 | 1 | 150.0 | 113.0 | 75.3 | 37.6 | 18.8 | OFF |
| 0 | 0 | 1 | 0 | 0 | 150.0 | 150.0 | 75.0 | 37.5 | 18.7 | OFF |
| 0 | 0 | 1 | 0 | 1 | 110.0 | 110.0 | 73.0 | 36.6 | 18.3 | OFF |
| 0 | 0 | 1 | 1 | 0 | 140.0 | 140.0 | 70.0 | 35.0 | 17.5 | OFF |
| 0 | 0 | 1 | 1 | 1 | 144.0 | 108.0 | 72.0 | 36.0 | 18.0 | OFF |
| 0 | 1 | 0 | 0 | 0 | 68.3 | 102.5 | 68.3 | 34.1 | 17.0 | OFF |
| 0 | 1 | 0 | 0 | 1 | 105.0 | 105.0 | 70.0 | 35.0 | 17.5 | OFF |
| 0 | 1 | 0 | 1 | 0 | 138.0 | 138.0 | 69.0 | 34.5 | 17.0 | OFF |
| 0 | 1 | 0 | 1 | 1 | 140.0 | 105.0 | 70.0 | 35.0 | 17.5 | OFF |
| 0 | 1 | 1 | 0 | 0 | 66.8 | 100.2 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 0 | 1 | 1 | 0 | 1 | 100.2 | 100.2 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 0 | 1 | 1 | 1 | 0 | 133.6 | 133.6 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 0 | 1 | 1 | 1 | 1 | 133.6 | 100.2 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 1 | 0 | 0 | 0 | 0 | 157.3 | 118.0 | 78.6 | 39.3 | 19.6 | OFF |
| 1 | 0 | 0 | 0 | 1 | 160.0 | 120.0 | 80.0 | 40.0 | 20.0 | OFF |
| 1 | 0 | 0 | 1 | 0 | 146.6 | 110.0 | 73.3 | 36.6 | 18.3 | OFF |
| 1 | 0 | 0 | 1 | 1 | 122.0 | 91.5 | 61.0 | 30.5 | 15.2 | -0.6\% |
| 1 | 0 | 1 | 0 | 0 | 127.0 | 127.0 | 84.6 | 42.3 | 21.1 | OFF |
| 1 | 0 | 1 | 0 | 1 | 122.0 | 122.0 | 81.3 | 40.6 | 20.3 | -0.6\% |
| 1 | 0 | 1 | 1 | 0 | 117.0 | 117.0 | 78.0 | 39.0 | 19.5 | OFF |
| 1 | 0 | 1 | 1 | 1 | 114.0 | 114.0 | 76.0 | 38.0 | 19.0 | OFF |
| 1 | 1 | 0 | 0 | 0 | 80.0 | 120.0 | 80.0 | 40.0 | 20.0 | OFF |
| 1 | 1 | 0 | 0 | 1 | 78.0 | 117.0 | 78.0 | 39.0 | 19.5 | OFF |
| 1 | 1 | 0 | 1 | 0 | 166.0 | 124.5 | 83.0 | 41.5 | 20.7 | OFF |
| 1 | 1 | 0 | 1 | 1 | 133.6 | 133.6 | 89.0 | 44.5 | 22.2 | OFF |
| 1 | 1 | 1 | 0 | 0 | 66.6 | 100.0 | 66.6 | 33.3 | 16.6 | -0.6\% |
| 1 | 1 | 1 | 0 | 1 | 100.0 | 100.0 | 66.6 | 33.3 | 16.6 | -0.6\% |
| 1 | 1 | 1 | 1 | 0 | 133.3 | 133.3 | 66.6 | 33.3 | 16.6 | -0.6\% |
| 1 | 1 | 1 | 1 | 1 | 133.3 | 100.0 | 66.6 | 33.3 | 16.6 | -0.6\% |

Pin Configuration ${ }^{[1]}$


Note:

1. Internal pull-down or pull-up resistors present on inputs marked with * or ^, respectively. Design should not rely solely on internal pull-up or pull-down resistor to set I/O pins HIGH or LOW, respectively.

Pin Definitions

| Pin Name | Pin No. | $\begin{aligned} & \text { Pin } \\ & \text { Type } \end{aligned}$ | Pin Description |
| :---: | :---: | :---: | :---: |
| REF2x/FS3 | 3 | I/O | Reference Clock with 2x Drive/Frequency Select 3: 3.3V 14.318-MHz clock output. This pin also serves as the select strap to determine device operating frequency as described in Table 1. |
| X1 | 4 | I | Crystal Input: This pin has dual functions. It can be used as an external 14.318MHz crystal connection or as an external reference frequency input. |
| X2 | 5 | I | Crystal Output: An input connection for an external 14.318-MHz crystal connection. If using an external reference, this pin must be left unconnected. |
| PCIO/FS0* | 11 | I/O | PCI Clock 0/Frequency Selection 0: $3.3 \mathrm{~V} 33-\mathrm{MHz} \mathrm{PCI}$ clock outputs. This pin also serves as the select strap to determine device operating frequency as described in Table 1. |
| PCI1/FS1* | 12 | I/O | PCI Clock 1/Frequency Selection 1:3.3V 33-MHz PCI clock outputs. This pin also serves as the select strap to determine device operating frequency as described in Table 1. |
| PCI2/FS2* | 13 | I/O | PCI Clock 2/Frequency Selection 2:3.3V 33-MHz PCI clock outputs. This pin also serves as the select strap to determine device operating frequency as described in Table 1. |
| PCI3:7 | $\begin{gathered} 15,16,18,19 \\ 20 \end{gathered}$ | 0 | PCI Clock 3 through 7: 3.3V 33-MHz PCI clock outputs. PCI0:7 can be individually turned off via $\mathrm{I}^{2} \mathrm{C}$ interface. |
| 3V66_0:2 | 7, 8, 9 | 0 | $66-\mathrm{MHz}$ Clock Output: 3.3 V output clocks. The operating frequency is controlled by FS0:4 (see Table 1). |
| 48MHz_0 | 22 | O | 48-MHz Clock Output: 3.3V fixed 48-MHz, non-spread spectrum clock output. |
| $\begin{aligned} & \hline \text { 48MHz_1/ } \\ & \mathrm{FS4}^{*} \end{aligned}$ | 23 | I/O | 48-MHz Clock Output/Frequency Selection 4: 3.3V fixed 48-MHz, non-spread spectrum clock output. This pin also serves as the select strap to determine device operating frequency as described in Table 1. |
| $\begin{aligned} & \hline \mathrm{SIO} / \\ & 24 \_48 \mathrm{MHz} \mathrm{\#} \end{aligned}$ | 24 | I/O | Clock Output for Super I/O: This is the input clock for a Super I/O (SIO) device. During power up, it also serves as a selection strap. If it is sampled HIGH, the output frequency for SIO is 24 MHz . If the input is sampled LOW, the output is 48 MHz . |
| PWRDWN\# | 30 | I | Power Down Control: LVTTL-compatible input that places the device in powerdown mode when held LOW. |
| CPU0:1 | 52, 51 | 0 | CPU Clock Outputs: Clock outputs for the host bus interface. Output frequencies depending on the configuration of FS0:4. Voltage swing is set by VDDQ2. |
| SDRAM0:12, | $\begin{gathered} 49,48,47,44, \\ 43,42,41,38, \\ 37,36,35,32, \\ 31 \end{gathered}$ | 0 | SDRAM Clock Outputs: 3.3V outputs for SDRAM and chipset. The operating frequency is controlled by FS0:4 (see Table 1). |
| APIC | 55 | 0 | Synchronous APIC Clock Outputs: Clock outputs running synchronous with the PCI clock outputs. Voltage swing set by VDDQ2. |
| SDATA | 26 | I/O | Data pin for $\mathrm{I}^{2} \mathrm{C}$ circuitry. |
| SCLK | 29 | 1 | Clock pin for $\mathrm{I}^{2} \mathrm{C}$ circuitry. |
| VDDQ3 | $\begin{gathered} \hline 2,6,17,25,28, \\ 34,40,46 \end{gathered}$ | P | 3.3V Power Connection: Power supply for SDRAM output buffers, PCI output buffers, reference output buffers and $48-\mathrm{MHz}$ output buffers. Connect to 3.3 V . |
| VDDQ2 | 53, 56 | P | 2.5V Power Connection: Power supply for IOAPIC and CPU output buffers. Connect to 2.5 V or 3.3 V . |
| GND | $\begin{gathered} 1,10,14,21,27 \\ 33,39,45,50 \\ 54 \end{gathered}$ | G | Ground Connections: Connect all ground pins to the common system ground plane. |



Figure 1. Input Logic Selection Through Resistor Load Option

## Overview

The W229B is a highly integrated frequency timing generator, supplying all the required clock sources for an Intel $®$ architecture platform using graphics integrated core logic.

## Functional Description

## I/O Pin Operation

Pin \# 3, 11, 12, 13, 23, and 24 are dual-purpose I/O pins. Upon power-up the pin acts as a logic input. An external 10-k strapping resistor should be used. Figure 1 shows a suggested method for strapping resistor connections.
After 2 ms , the pin becomes an output. Assuming the power supply has stabilized by then, the specified output frequency
is delivered on the pins. If the power supply has not yet reached full value, output frequency initially may be below target but will increase to target once supply voltage has stabilized. In either case, a short output clock cycle may be produced from the CPU clock outputs when the outputs are enabled.

## Offsets Among Clock Signal Groups

Figure 2, Figure 3, and Figure 4 represent the phase relationship among the different groups of clock outputs from W229B when it is providing a $66-\mathrm{MHz}$ CPU clock, a $100-\mathrm{MHz}$ CPU clock, and a 133 MHz CPU clock, respectively. It should be noted that when CPU clock is operating at 100 MHz , CPU clock output is 180 degrees out of phase with SDRAM clock outputs.


Figure 2. Group Offset Waveforms (66-MHz CPU Clock, 100-MHz SDRAM Clock)


Figure 3. Group Offset Waveforms (100-MHz CPU Clock/100-MHz SDRAM Clock)


Figure 4. Group Offset Waveforms (133-MHz CPU/100-MHz SDRAM)


Figure 5. Group Offset Waveform (133-MHz CPU/133-MHz SDRAM)

## Power Down Control

W229B provides one PWRDWN\# signal to place the device in low-power mode. In low-power mode, the PLLs are turned off and all clock outputs are driven LOW.


Figure 6. W229B PWRDWN\# Timing Diagram ${ }^{[2,3,4,5]}$

## Notes:

2. Once the PWRDWN\# signal is sampled LOW for two consecutive rising edges of CPU, clocks of interest will be held LOW on the next HIGH-to-LOW transition.
3. PWRDWN\# is an asynchronous input and metastable conditions could exist. This signal is synchronized inside W229B.
4. The shaded sections on the SDRAM, REF, and USB clocks indicate "don't care" states.
5. Diagrams shown with respect to 100 MHz . Similar operation when CPU is 66 MHz .

## Spread Spectrum Frequency Timing Generator

The device generates a clock that is frequency modulated in order to increase the bandwidth that it occupies. By increasing the bandwidth of the fundamental and its harmonics, the amplitudes of the radiated electromagnetic emissions are reduced. This effect is depicted in Figure 7.
As shown in Figure 7, a harmonic of a modulated clock has a much lower amplitude than that of an unmodulated signal. The reduction in amplitude is dependent on the harmonic number and the frequency deviation or spread. The equation for the reduction is

$$
d B=6.5+9^{*} \log _{10}(P)+9^{*} \log _{10}(F)
$$

Where $P$ is the percentage of deviation and $F$ is the frequency in MHz where the reduction is measured.
The output clock is modulated with a waveform depicted in Figure 8. This waveform, as discussed in "Spread Spectrum Clock Generation for the Reduction of Radiated Emissions" by Bush, Fessler, and Hardin produces the maximum reduction in the amplitude of radiated electromagnetic emissions. The deviation selected for this chip is $\pm 0.45 \%$ or $0.6 \%$ of the selected frequency. Figure 8 details the Cypress spreading pattern. Cypress does offer options with more spread and greater EMI reduction. Contact your local Sales representative for details on these devices.


Figure 7. Clock Harmonic with and without SSCG Modulation Frequency Domain Representation


Figure 8. Typical Modulation Profile

| 1 bit | 7 bits | 1 | 1 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start bit | Slave Address | R/W | Ack | Command Code | Ack | Byte Count $=\mathrm{N}$ |


| Ack | Data Byte 1 | Ack | Data Byte 2 | Ack | ... | Data Byte N | Ack | Stop |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 bit | 8 bits | 1 | 8 bits | 1 |  | 8 bits | 1 | 1 |

Figure 9. An Example of a Block Write ${ }^{[6]}$

## Serial Data Interface

The W229B features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions.

## Data Protocol

The clock driver serial protocol accepts only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. Indexed bytes are not allowed.
A block write begins with a slave address and a write condition. After the command code the core logic issues a byte count which describes how many more bytes will follow in the message. If the host had 20 bytes to send, the first byte would be the number 20 (14h), followed by the 20 bytes of data. The byte count may not be 0 . A block write command is allowed to trans-
fer a maximum of 32 data bytes. The slave receiver address for W229B is 11010010 . Figure 9 shows an example of a block write.
The command code and the byte count bytes are required as the first two bytes of any transfer. W229B expects a command code of 00000000 . The byte count byte is the number of additional bytes required for the transfer, not counting the command code and byte count bytes. Additionally, the byte count byte is required to be a minimum of 1 byte and a maximum of 32 bytes to satisfy the above requirement. Table 2 shows an example of a possible byte count value.
A transfer is considered valid after the acknowledge bit corresponding to the byte count is read by the controller. The command code and byte count bytes are ignored by the W229B. However, these bytes must be included in the data write sequence to maintain proper byte allocation.

Table 2. Example of Possible Byte Count Value

| Byte Count Byte |  | Notes |
| :--- | :--- | :--- |
| MSB | LSB |  |
| 0000 | 0000 | Not allowed. Must have at least one byte. |
| 0000 | 0001 | Data for functional and frequency select register (currently byte 0 in spec) |
| 0000 | 0010 | Reads first two bytes of data. (byte 0 then byte 1) |
| 0000 | 0011 | Reads first three bytes (byte 0, 1, 2 in order) |
| 0000 | 0100 | Reads first four bytes (byte 0, 1, 2, 3 in order) |
| 0000 | 0101 | Reads first five bytes (byte 0, 1, 2, 3, 4 in order) ${ }^{[7]}$ |
| 0000 | 0110 | Reads first six bytes (byte 0, 1, 2, 3, 4, 5 in order) ${ }^{[7]}$ |
| 0000 | 0111 | Reads first seven bytes (byte 0, 1, 2, 3, 4, 5, 6 in order) |
| 0010 | 0000 | Max. byte count supported $=32$ |

Table 3. Serial Data Interface Control Functions Summary

| Control Function | Description | Common Application |
| :--- | :--- | :--- |
| Output Disable | Any individual clock output(s) can be disabled. <br> Disabled outputs are actively held LOW. | Unused outputs are disabled to reduce EMI and sys- <br> tem power. Examples are clock outputs to unused <br> PCI slots. |
| (Reserved) | Reserved function for future device revision or pro- <br> duction device testing. | No user application. Register bit must be written as 0. | | Notes: |
| :--- |
| 6. The acknowledgment bit is returned by the slave/receiver (W229B). |
| 7. Bytes 6 and 7 are not defined for W229B. |

## W229B Serial Configuration Map

1. The serial bits will be read by the clock driver in the following order:
Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0
Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0
2. All unused register bits (reserved and $N / A$ ) should be written to a " 0 " level.
3. All register bits labeled "Initialize to 0 " must be written to zero during initialization. Failure to do so may result in higher than normal operating current. The controller will read back the written value.

Byte 0: Control Register (1 = Enable, $0=$ Disable) $)^{[8]}$

| Bit | Pin\# | Name | Default | Pin Function |
| :--- | :---: | :--- | :--- | :--- |
| Bit 7 | - | Reserved | 0 | Reserved |
| Bit 6 | - | Reserved | 0 | Reserved |
| Bit 5 | - | Reserved | 0 | Reserved |
| Bit 4 | - | Reserved | 0 | Reserved |
| Bit 3 | - | Reserved | 0 | Reserved |
| Bit 2 | 24 | SIO/24_48 MHz | 1 | (Active/lnactive) |
| Bit 1 | 22,23 | 48 MHz | 1 | (Active/lnactive) |
| Bit 0 | - | Reserved | 0 | Reserved |

Byte 1: Control Register (1 = Enable, $0=$ Disable) ${ }^{[8]}$

| Bit | Pin\# | Name | Default | Pin Description |
| :--- | :--- | :--- | :--- | :--- |
| Bit 7 | 38 | SDRAM7 | 1 | (Active/Inactive) |
| Bit 6 | 41 | SDRAM6 | 1 | (Active/Inactive) |
| Bit 5 | 42 | SDRAM5 | 1 | (Active/Inactive) |
| Bit 4 | 43 | SDRAM4 | 1 | (Active/Inactive) |
| Bit 3 | 44 | SDRAM3 | 1 | (Active/Inactive) |
| Bit 2 | 47 | SDRAM2 | 1 | (Active/Inactive) |
| Bit 1 | 48 | SDRAM1 | 1 | (Active/Inactive) |
| Bit 0 | 49 | SDRAM0 | 1 | (Active/Inactive) |

Byte 2: Control Register (1 = Enable, $0=$ Disable) ${ }^{[8]}$

| Bit | Pin\# | Name | Default | Pin Description |
| :--- | :---: | :--- | :--- | :--- |
| Bit 7 | 20 | PCI7 | 1 | (Active/Inactive) |
| Bit 6 | 19 | PCI6 | 1 | (Active/Inactive) |
| Bit 5 | 18 | PCI5 | 1 | (Active/Inactive) |
| Bit 4 | 16 | PCI4 | 1 | (Active/Inactive) |
| Bit 3 | 15 | PCI3 | 1 | (Active/Inactive) |
| Bit 2 | 13 | PCI2 | 1 | (Active/Inactive) |
| Bit 1 | 12 | PCI1 | 1 | (Active/Inactive) |
| Bit 0 | 11 | PCI0 | 1 | (Active/Inactive) |

Note:
8. Inactive means outputs are held LOW and are disabled from switching. These outputs are designed to be configured at power-on and are not expected to be configured during the normal modes of operation.

Byte 3: Reserved Register (1 = Enable, $0=$ Disable)

| Bit | Pin\# | Name | Default | Pin Description |
| :--- | :---: | :--- | :---: | :--- |
| Bit 7 | - | Reserved | 0 | Reserved |
| Bit 6 | - | Reserved | 0 | Reserved |
| Bit 5 | - | Reserved | 0 | Reserved |
| Bit 4 | - | Reserved | 0 | Reserved |
| Bit 3 | 55 | APIC | 1 | (Active/Inactive) |
| Bit 2 | - | Reserved | 0 | Reserved |
| Bit 1 | - | Reserved | 0 | Reserved |
| Bit 0 | - | Reserved | 0 | Reserved |

Byte 4: Reserved Register (1 = Enable, $0=$ Disable)

| Bit | Pin\# | Name | Default |  |
| :--- | :---: | :--- | :---: | :--- |
| Bit 7 | - | SEL3 | 0 | See Table 4 |
| Bit 6 | - | SEL2 | 0 | See Table 4 |
| Bit 5 | - | SEL1 | 0 | See Table 4 |
| Bit 4 | - | SEL0 | 0 | See Table 4 |
| Bit 3 | - | FS(0:4) Override | 0 | 0 = Select operating frequency by FS(0:4) strapping <br> $1=$ Select operating frequency by SEL(0:4) bit settings |
| Bit 2 | - | SEL4 | 0 | See Table 4 |
| Bit 1 | - | Reserved | 0 | Reserved |
| Bit 0 | - | Test Mode | 0 | 0 = Normal <br> $1=$ Three-stated |

Byte 5: Reserved Register (1 = Enable, 0 = Disable)

| Bit | Pin\# | Name | Default | Pin Description |
| :--- | :---: | :--- | :--- | :--- |
| Bit 7 | 9 | 3V66_2 | 1 | (Active/Inactive) |
| Bit 6 | 8 | 3V66_1 | 1 | (Active/Inactive) |
| Bit 5 | 7 | 3V66_0 | 1 | (Active/Inactive) |
| Bit 4 | 31 | SDRAM12 | 1 | (Active/Inactive) |
| Bit 3 | 32 | SDRAM11 | 1 | (Active/Inactive) |
| Bit 2 | 35 | SDRAM10 | 1 | (Active/Inactive) |
| Bit 1 | 36 | SDRAM9 | 1 | (Active/Inactive) |
| Bit 0 | 37 | SDRAM8 | 1 | (Active/Inactive) |

Byte 6: Reserved Register (1 = Enable, 0 = Disable)

| Bit | Pin\# | Name | Default | Pin Description |
| :--- | :---: | :--- | :--- | :--- |
| Bit 7 | - | Reserved | 0 | Reserved |
| Bit 6 | - | Reserved | 0 | Reserved |
| Bit 5 | - | Reserved | 0 | Reserved |
| Bit 4 | - | Reserved | 0 | Reserved |
| Bit 3 | - | Reserved | 0 | Reserved |
| Bit 2 | - | Reserved | 0 | Reserved |
| Bit 1 | - | Reserved | 0 | Reserved |
| Bit 0 | - | Reserved | 0 | Reserved |

Table 4. Additional Frequency Selections through Serial Data Interface Data Bytes

| Input Conditions |  |  |  |  | Output Frequency |  |  |  | APIC | Spread Spectrum |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data Byte 4, Bit 3 = 1 |  |  |  |  | CPU | SDRAM | 3V66 | PCI |  |  |
| $\begin{gathered} \text { Bit } 2 \\ \text { SEL_4 } \end{gathered}$ | $\begin{gathered} \hline \text { Bit } 7 \\ \text { SEL_3 } \end{gathered}$ | $\begin{gathered} \hline \text { Bit } 6 \\ \text { SEL_2 } \end{gathered}$ | $\begin{gathered} \hline \text { Bit } 5 \\ \text { SEL_1 } \end{gathered}$ | $\begin{gathered} \hline \text { Bit } 4 \\ \text { SEL_0 } \end{gathered}$ |  |  |  |  |  |  |
| 0 | 0 | 0 | 0 | 0 | 75.3 | 113.0 | 75.3 | 37.6 | 18.8 | OFF |
| 0 | 0 | 0 | 0 | 1 | 95.0 | 95.0 | 63.3 | 31.6 | 15.8 | -0.6\% |
| 0 | 0 | 0 | 1 | 0 | 129.0 | 129.0 | 86.0 | 43.0 | 21.5 | OFF |
| 0 | 0 | 0 | 1 | 1 | 150.0 | 113.0 | 75.3 | 37.6 | 18.8 | OFF |
| 0 | 0 | 1 | 0 | 0 | 150.0 | 150.0 | 75.0 | 37.5 | 18.7 | OFF |
| 0 | 0 | 1 | 0 | 1 | 110.0 | 110.0 | 73.0 | 36.6 | 18.3 | OFF |
| 0 | 0 | 1 | 1 | 0 | 140.0 | 140.0 | 70.0 | 35.0 | 17.5 | OFF |
| 0 | 0 | 1 | 1 | 1 | 144.0 | 108.0 | 72.0 | 36.0 | 18.0 | OFF |
| 0 | 1 | 0 | 0 | 0 | 68.3 | 102.5 | 68.3 | 34.1 | 17.0 | OFF |
| 0 | 1 | 0 | 0 | 1 | 105.0 | 105.0 | 70.0 | 35.0 | 17.5 | OFF |
| 0 | 1 | 0 | 1 | 0 | 138.0 | 138.0 | 69.0 | 34.5 | 17.0 | OFF |
| 0 | 1 | 0 | 1 | 1 | 140.0 | 105.0 | 70.0 | 35.0 | 17.5 | OFF |
| 0 | 1 | 1 | 0 | 0 | 66.8 | 100.2 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 0 | 1 | 1 | 0 | 1 | 100.2 | 100.2 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 0 | 1 | 1 | 1 | 0 | 133.6 | 133.6 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 0 | 1 | 1 | 1 | 1 | 133.6 | 100.2 | 66.8 | 33.4 | 16.7 | $\pm 0.45 \%$ |
| 1 | 0 | 0 | 0 | 0 | 157.3 | 118.0 | 78.6 | 39.3 | 19.6 | OFF |
| 1 | 0 | 0 | 0 | 1 | 160.0 | 120.0 | 80.0 | 40.0 | 20.0 | OFF |
| 1 | 0 | 0 | 1 | 0 | 146.6 | 110.0 | 73.3 | 36.6 | 18.3 | OFF |
| 1 | 0 | 0 | 1 | 1 | 122.0 | 91.5 | 61.0 | 30.5 | 15.2 | -0.6\% |
| 1 | 0 | 1 | 0 | 0 | 127.0 | 127.0 | 84.6 | 42.3 | 21.1 | OFF |
| 1 | 0 | 1 | 0 | 1 | 122.0 | 122.0 | 81.3 | 40.6 | 20.3 | -0.6\% |
| 1 | 0 | 1 | 1 | 0 | 117.0 | 117.0 | 78.0 | 39.0 | 19.5 | OFF |
| 1 | 0 | 1 | 1 | 1 | 114.0 | 114.0 | 76.0 | 38.0 | 19.0 | OFF |
| 1 | 1 | 0 | 0 | 0 | 80.0 | 120.0 | 80.0 | 40.0 | 20.0 | OFF |
| 1 | 1 | 0 | 0 | 1 | 78.0 | 117.0 | 78.0 | 39.0 | 19.5 | OFF |
| 1 | 1 | 0 | 1 | 0 | 166.0 | 124.5 | 83.0 | 41.5 | 20.7 | OFF |
| 1 | 1 | 0 | 1 | 1 | 133.6 | 133.6 | 89.0 | 44.5 | 22.2 | OFF |
| 1 | 1 | 1 | 0 | 0 | 66.6 | 100.0 | 66.6 | 33.3 | 16.6 | -0.6\% |
| 1 | 1 | 1 | 0 | 1 | 100.0 | 100.0 | 66.6 | 33.3 | 16.6 | -0.6\% |
| 1 | 1 | 1 | 1 | 0 | 133.3 | 133.3 | 66.6 | 33.3 | 16.6 | -0.6\% |
| 1 | 1 | 1 | 1 | 1 | 133.3 | 100.0 | 66.6 | 33.3 | 16.6 | -0.6\% |

## DC Electrical Characteristics

DC parameters must be sustainable under steady state (DC) conditions.

## Absolute Maximum DC Power Supply

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DDQ3 }}$ | 3.3V Core Supply Voltage | -0.5 | 4.6 | V |
| $\mathrm{~V}_{\text {DDQ2 }}$ | 2.5V I/O Supply Voltage | -0.5 | 3.6 | V |
| $\mathrm{~T}_{\text {S }}$ | Storage Temperature | -65 | 150 | ${ }^{\circ}{ }^{\circ} \mathrm{C}$ |

Absolute Maximum DC I/O

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{i} / 03}$ | 3.3V Core Supply Voltage | -0.5 | 4.6 | V |
| $\mathrm{~V}_{\mathrm{i} / 03}$ | 2.5 V I/O Supply Voltage | -0.5 | 3.6 | V |
| ESD prot. | Input ESD Protection | 2000 |  | V |

DC Operating Requirements

| Parameter | Description | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {DD3 }}$ | 3.3V Core Supply Voltage | $3.3 \mathrm{~V} \pm 5 \%$ | 3.135 | 3.465 | V |
| $V_{\text {DDQ3 }}$ | 3.3V I/O Supply Voltage | $3.3 \mathrm{~V} \pm 5 \%$ | 3.135 | 3.465 | V |
| $V_{\text {DDQ2 }}$ | 2.5V I/O Supply Voltage | $2.5 \mathrm{~V} \pm 5 \%$ | 2.375 | 2.625 | V |
| $\mathrm{V}_{\text {DD3 }}=3.3 \mathrm{~V} \pm 5 \%$ |  |  |  |  |  |
| $V_{\text {ih3 }}$ | 3.3V Input High Voltage | $\mathrm{V}_{\text {DD3 }}$ | 2.0 | $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{V}_{\mathrm{il} 3}$ | 3.3V Input Low Voltage |  | $\mathrm{V}_{S S}-0.3$ | 0.8 | V |
| $\mathrm{I}_{\mathrm{il}}$ | Input Leakage Current ${ }^{[9]}$ | $0<\mathrm{V}_{\text {in }}<\mathrm{V}_{\text {DD3 }}$ | -5 | +5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {DDQ2 }}=2.5 \mathrm{~V} \pm 5 \%$ |  |  |  |  |  |
| $V_{\text {oh2 }}$ | 2.5V Output High Voltage | $\mathrm{I}_{\text {oh }}=(-1 \mathrm{~mA})$ | 2.0 |  | V |
| $V_{\text {ol2 }}$ | 2.5V Output Low Voltage | $\mathrm{I}_{\mathrm{ol}}=(1 \mathrm{~mA})$ |  | 0.4 | V |
| $\mathrm{V}_{\text {DDQ3 }}=3.3 \mathrm{~V} \pm 5 \%$ |  |  |  |  |  |
| $V_{\text {oh3 }}$ | 3.3V Output High Voltage | $\mathrm{I}_{\text {oh }}=(-1 \mathrm{~mA})$ | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{ol} 3}$ | 3.3V Output Low Voltage | $\mathrm{I}_{\mathrm{ol}}=(1 \mathrm{~mA})$ |  | 0.4 | V |
| $\mathrm{V}_{\text {DDQ3 }}=3.3 \mathrm{~V} \pm 5 \%$ |  |  |  |  |  |
| $V_{\text {poh3 }}$ | PCI Bus Output High Voltage | $\mathrm{I}_{\mathrm{oh}}=(-1 \mathrm{~mA})$ | 2.4 |  | V |
| $\mathrm{V}_{\text {pol3 }}$ | PCI Bus Output Low Voltage | $\mathrm{I}_{\mathrm{ol}}=(1 \mathrm{~mA})$ |  | 0.55 | V |
| $\mathrm{C}_{\text {in }}$ | Input Pin Capacitance |  |  | 5 | pF |
| $\mathrm{C}_{\text {xtal }}$ | Xtal Pin Capacitance |  | 13.5 | 22.5 | pF |
| $\mathrm{C}_{\text {out }}$ | Output Pin Capacitance |  |  | 6 | pF |
| $L_{\text {pin }}$ | Pin Inductance |  | 0 | 7 | nH |
| $\mathrm{T}_{\mathrm{a}}$ | Ambient Temperature | No Airflow | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |

9. Input Leakage Current does not include inputs with pull-up or pull-down resistors.

## AC Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DDQ} 3}=3.3 \mathrm{~V} \pm 5 \%, \mathrm{~V}_{\mathrm{DDQ} 2}=2.5 \mathrm{~V} \pm 5 \%$
$\mathrm{f}_{\mathrm{XTL}}=14.31818 \mathrm{MHz}$

| Parameter | Description | 66.6-MHz Host |  | 100-MHz Host |  | 133-MHz Host |  | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. |  |  |
| $\mathrm{T}_{\text {Period }}$ | Host/CPUCLK Period | 15.0 | 15.5 | 10.0 | 10.5 | 7.5 | 8.0 | ns | 10 |
| $\mathrm{T}_{\text {HIGH }}$ | Host/CPUCLK High Time | 5.2 | N/A | 3.0 | N/A | 1.87 | N/A | ns | 13 |
| TLOW | Host/CPUCLK Low Time | 5.0 | N/A | 2.8 | N/A | 1.67 | N/A | ns | 14 |
| $\mathrm{T}_{\text {RISE }}$ | Host/CPUCLK Rise Time | 0.4 | 1.6 | 0.4 | 1.6 | 0.4 | 1.6 | ns |  |
| $\mathrm{T}_{\text {FALL }}$ | Host/CPUCLK Fall Time | 0.4 | 1.6 | 0.4 | 1.6 | 0.4 | 1.6 | ns |  |
| $\mathrm{T}_{\text {Period }}$ | SDRAM CLK Period | 10.0 | 10.5 | 10.0 | 10.5 | 10.0 | 10.5 | ns | 10 |
| $\mathrm{T}_{\text {HIGH }}$ | SDRAM CLK High Time | 3.0 | N/A | 3.0 | N/A | 3.0 | N/A | ns | 13 |
| TLOW | SDRAM CLK Low Time | 2.8 | N/A | 2.8 | N/A | 2.8 | N/A | ns | 14 |
| $\mathrm{T}_{\text {RISE }}$ | SDRAM CLK Rise Time | 0.4 | 1.6 | 0.4 | 1.6 | 0.4 | 1.6 | ns |  |
| $\mathrm{T}_{\text {FALL }}$ | SDRAM CLK Fall Time | 0.4 | 1.6 | 0.4 | 1.6 | 0.4 | 1.6 | ns |  |
| $\mathrm{T}_{\text {Period }}$ | APIC 33-MHz CLK Period | 30.0 | N/A | 30.0 | N/A | 30.0 | N/A | ns | 10 |
| $\mathrm{T}_{\text {HIGH }}$ | APIC 33-MHz CLK High Time | 12.0 | N/A | 12.0 | N/A | 12.0 | N/A | ns | 13 |
| TLOW | APIC 33-MHz CLK Low Time | 12.0 | N/A | 12.0 | N/A | 12.0 | N/A | ns | 14 |
| T RISE | APIC CLK Rise Time | 0.4 | 1.6 | 0.4 | 1.6 | 0.4 | 1.6 | ns |  |
| $\mathrm{T}_{\text {FALL }}$ | APIC CLK Fall Time | 0.4 | 1.6 | 0.4 | 1.6 | 0.4 | 1.6 | ns |  |
| $\mathrm{T}_{\text {Period }}$ | 3V66 CLK Period | 15.0 | 16.0 | 15.0 | 16.0 | 15.0 | 16.0 | ns | 10, 12 |
| $\mathrm{T}_{\text {HIGH }}$ | 3V66 CLK High Time | 5.25 | N/A | 5.25 | N/A | 5.25 | N/A | ns | 13 |
| TLOW | 3V66 CLK Low Time | 5.05 | N/A | 5.05 | N/A | 5.05 | N/A | ns | 14 |
| $\mathrm{T}_{\text {RISE }}$ | 3V66 CLK Rise Time | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns |  |
| $\mathrm{T}_{\text {FALL }}$ | 3V66 CLK Fall Time | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns |  |
| $\mathrm{T}_{\text {Period }}$ | PCI CLK Period | 30.0 | N/A | 30.0 | N/A | 30.0 | N/A | ns | 10, 11 |
| $\mathrm{T}_{\text {HIGH }}$ | PCI CLK High Time | 12.0 | N/A | 12.0 | N/A | 12.0 | N/A | ns | 13 |
| TLOW | PCI CLK Low Time | 12.0 | N/A | 12.0 | N/A | 12.0 | N/A | ns | 14 |
| $\mathrm{T}_{\text {RISE }}$ | PCI CLK Rise Time | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns |  |
| $\mathrm{T}_{\text {FALL }}$ | PCI CLK Fall Time | 0.5 | 2.0 | 0.5 | 2.0 | 0.5 | 2.0 | ns |  |
| $\mathrm{tp}_{\text {ZL }}, \mathrm{tp}_{\text {ZH }}$ | Output Enable Delay (All outputs) | 1.0 | 10.0 | 1.0 | 10.0 | 1.0 | 10.0 | ns |  |
| $\mathrm{tp}_{\mathrm{LZ}}, \mathrm{tp}_{\mathrm{ZH}}$ | Output Disable Delay (All outputs) | 1.0 | 10.0 | 1.0 | 10.0 | 1.0 | 10.0 | ns |  |
| $\mathrm{t}_{\text {stable }}$ | All Clock Stabilization from Power-Up |  | 3 |  | 3 |  | 3 | ms |  |

## Notes:

10. Period, jitter, offset, and skew measured on rising edge at 1.25 for 2.5 V clocks and at 1.5 V for 3.3 V clocks.
11. $\mathrm{T}_{\text {HIGH }}$ is measured at 2.0 V for 2.5 V outputs, 2.4 V for 3.3 V outputs.
12. $\mathrm{T}_{\text {LOW }}$ is measured at 0.4 V for all outputs.
13. The time specified is measured from when $\mathrm{V}_{\text {DDQ3 }}$ achieves its nominal operating level (typical condition $\mathrm{V}_{\mathrm{DDQ3}}=3.3 \mathrm{~V}$ ) until the frequency output is stable and operating within specification
14. $T_{\text {RISE }}$ and $\mathrm{T}_{\text {FALL }}$ are measured as a transition through the threshold region $\mathrm{V}_{\mathrm{ol}}=0.4 \mathrm{~V}$ and $\mathrm{V}_{\text {oh }}=2.0 \mathrm{~V}(1 \mathrm{~mA})$ JEDEC specification.

Group Skew and Jitter Limits

| Output Group | Pin-Pin Skew Max. | Cycle-Cycle Jitter | Duty Cycle | Nom Vdd | Skew, Jitter <br> Measure Point |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CPU | 175 ps | 250 ps | $45 / 55$ | 2.5 V | 1.25 V |
| SDRAM | 250 ps | 250 ps | $45 / 55$ | 3.3 V | 1.5 V |
| APIC | 250 ps | 500 ps | $45 / 55$ | 2.5 V | 1.25 V |
| 48 MHz | 250 ps | 500 ps | $45 / 55$ | 3.3 V | 1.5 V |
| 3 V 66 | 175 ps | 500 ps | $45 / 55$ | 3.3 V | 1.5 V |
| PCI | 500 ps | 500 ps | $45 / 55$ | 3.3 V | 1.5 V |
| REF | N/A | 1000 ps | $45 / 55$ | 3.3 V | 1.5 V |



Figure 10. Output Buffer

## Ordering Information

| Ordering Code | Package <br> Name | Package Type |
| :--- | :---: | :---: |
| W229B | H | $56-\mathrm{pin}$ SSOP (300 mils $)$ |

$\mathrm{I}^{2} \mathrm{C}$ is a trademark of Phillips Corporation Intel is a registered trademark of Intel Corporation.
Document \#: 38-00889

## Layout Example



FB = Dale ILB1206-300 (300 @ @ 100 MHz )
$\mathrm{C} 1 \& \mathrm{C} 3=10-22 \mu \mathrm{~F} \quad \mathrm{C} 2 \& \mathrm{C} 4=0.005 \mu \mathrm{~F} \quad \mathrm{C} 5=47 \mu \mathrm{~F} \quad \mathrm{C} 6=0.1 \mu \mathrm{~F}$
(G) = VIA to GND plane layer $\quad$ V =VIA to respective supply plane layer

Note: Each supply plane or strip should have a ferrite bead and capacitors

## Package Diagram

56-Pin Shrink Small Outline Package (SSOP, 300 mils)


TOP VIEW


SIDE VIEW


BOTTOM VIEW


END VIEW

© MAXIMUM DIE THICKNESS ALLOWABLE IS 025.
A. DIMENSIONING \& TOLERANCING PER ANSI

Y14.5M-1982.
4. "D" \& "E"ARE REFERENCE DATUMS AND DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS, BUT DOES INCLUDE MOLD MISMATCH AND ARE MEASURED AT THE MOLD PARTING LINE. MOLD FLASH OR PROTRUSIONS
SHAL NOT EXCFED DOG INCHES PER SIDE SHALL NOT EXCEED 006 INCHES PER SIDE.
5. "L" IS THE LENGTH OF TERMINAL FOR
6. "N" IS THE NUMBER OF TERMINAL POSITIONS.
A. TERMINAL POSITIONS ARE SHOWN FOR REFERENGE ONLY.
8. FORMED LEADS SHALL BE PLANAR WITH RESPECT TO QNE ANOTHER WITHIN 003 INCHES AT SEATING PLANE.
9. CONTROLLING DIMENSION: INCHES

GOUNTRY OF ORIGIN LOCATION AND EJECTOR PIN ON PACKAGE BOTTOM II OPTIONAL AND DEPENDS ON

1. THESE DIMENSIONS AP

OF THE LEAD BETWEEN 005 INCHES AND 010 INCHES FROM THE LEAD TIPS.
12. THIS PART IS COMPLIANT WTH JEDEC SPEEIFICATION
MO-118, VARIATIONS AA, AB, EXCEPT CHAMFER DIMENSION h. JEDEC SPECIFICATION FOR h IS .015". $0255^{\prime \prime}$.


